FEATURES
Complete multistage logarithmic amplifier
92 dB dynamic range: −75 dBm to +17 dBm to −90 dBm using matching network
Single supply of 2.7 V minimum at 7.5 mA typical
DC to 500 MHz operation, ±1 dB linearity
Slope of 25 mV/dB, intercept of −84 dBm
Highly stable scaling over temperature
Fully differential dc-coupled signal path
100 ns power-up time, 150 μA sleep current

APPLICATIONS
Conversion of signal level to decibel form
Transmitter antenna power measurement
Receiver signal strength indication (RSSI)
Low cost radar and sonar signal processing
Network and spectrum analyzers (to 120 dB)
Signal level determination down to 20 Hz
True decibel ac mode for multimeters

GENERAL DESCRIPTION
The AD8307 is the first logarithmic amplifier made available in an 8-lead SOIC_N package. It is a complete 500 MHz monolithic demodulating logarithmic amplifier based on the progressive compression (successive detection) technique, providing a dynamic range of 92 dB to ±3 dB law conformance and 88 dB to a tight ±1 dB error bound at all frequencies up to 100 MHz. The AD8307 is extremely stable and easy to use, requiring no significant external components. A single-supply voltage of 2.7 V to 5.5 V at 7.5 mA is needed. A fast acting CMOS-compatible control pin can disable the AD8307 to a standby current of 150 μA.

The AD8307 operates over the industrial temperature range of −40°C to +85°C and is available in an 8-lead SOIC package and an 8-lead PDIP.

FUNCTIONAL BLOCK DIAGRAM

Table 1. Next Generation Upgrades for the AD8307

<table>
<thead>
<tr>
<th>Device No.</th>
<th>Product Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>AD8310</td>
<td>15 ns Response Time, Buffered Output</td>
</tr>
<tr>
<td>ADL5513</td>
<td>Lower Input Range (80 dB), Operation to 4 GHz, Higher Power Consumption</td>
</tr>
<tr>
<td>AD8309</td>
<td>Higher Input Range (100 dB), Limiter Output</td>
</tr>
</tbody>
</table>
TABLE OF CONTENTS

Features ........................................................................................................ 1
Applications ................................................................................................... 1
Functional Block Diagram ......................................................................... 1
General Description .................................................................................. 1
Revision History ........................................................................................ 2
Specifications .............................................................................................. 3
Absolute Maximum Ratings ................................................................. 4
ESD Caution ............................................................................................. 4
Pin Configuration and Function Descriptions ....................................... 5
Typical Performance Characteristics ................................................... 6
Log Amp Theory .......................................................................................... 9
Progressive Compression ............................................................................ 10
Demodulating Log Amps ......................................................................... 11
Intercept Calibration .................................................................................. 12
Offset Control ............................................................................................ 12
Extension of Range ..................................................................................... 13
Interfaces .................................................................................................... 14
Enable Interface .......................................................................................... 14
Input Interface ............................................................................................ 14
Offset Interface ........................................................................................... 15
Output Interface .......................................................................................... 15
Theory of Operation ................................................................................... 17
Basic Connections ....................................................................................... 17
Input Matching ........................................................................................... 18
Narrow-Band Matching ............................................................................... 18
Slope and Intercept Adjustments ............................................................ 19
Applications Information ............................................................................ 20
Buffered Output .......................................................................................... 20
Four-Pole Filter .......................................................................................... 20
1 μW to 1 kW 50 Ω Power Meter ............................................................. 21
Measurement System with 120 dB Dynamic Range ............................. 21
Operation at Low Frequencies .............................................................. 22
Outline Dimensions .................................................................................. 23
Ordering Guide ............................................................................................ 24

REVISION HISTORY

9/15—Rev. D to Rev. E
Changes to General Description Section ............................................. 1
Added Table 1; Renumbered Sequentially ........................................... 1

7/08—Rev. C to Rev. D
Deleted DC-Coupled Applications Section ......................................... 22
Deleted Operation Above 500 MHz Section ......................................... 23
Updated Outline Dimensions .................................................................. 23

10/06—Rev. B to Rev. C
Updated Format ........................................................................................ Universal
Changes to Table 1 ..................................................................................... 3
Changes to Table 3 ..................................................................................... 5
Changes to Offset Interface ....................................................................... 15
Changes to Output Interface ..................................................................... 15
Updated captions to Outline Dimensions ............................................. 24
Changes to Ordering Guide ........................................................................ 24

6/03—Rev. A to Rev. B
Renumbered TPCs and Figures ............................................................. Universal
Changes to General Description Section ............................................. 1
Changes to Table 1 ..................................................................................... 3
Changes to Table 3 ..................................................................................... 5
Changes to Figure 24 ................................................................................. 17
deleted Evaluation Board Information ...................................................... 18
Updated Outline Dimensions .................................................................. 19
## SPECIFICATIONS

\( V_S = 5 \text{ V}, T_A = 25^\circ\text{C}, R_L \geq 1 \text{ M\Omega}, \text{ unless otherwise noted.} \)

### Table 2.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Conditions</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>GENERAL CHARACTERISTICS</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Input Range (±3 dB Error)</td>
<td>From noise floor to maximum input</td>
<td></td>
<td></td>
<td></td>
<td>dB</td>
</tr>
<tr>
<td>Input Range (±1 dB Error)</td>
<td>From noise floor to maximum input</td>
<td></td>
<td></td>
<td></td>
<td>dB</td>
</tr>
<tr>
<td>Logarithmic Conformance</td>
<td>( f \leq 100 \text{ MHz}, \text{ central 80 dB} )</td>
<td>92</td>
<td></td>
<td></td>
<td>dB</td>
</tr>
<tr>
<td></td>
<td>( f = 500 \text{ MHz}, \text{ central 75 dB} )</td>
<td></td>
<td>88</td>
<td></td>
<td>dB</td>
</tr>
<tr>
<td>Logarithmic Slope</td>
<td>Unadjusted(^1)</td>
<td>23</td>
<td>25</td>
<td>27</td>
<td>mV/dB</td>
</tr>
<tr>
<td>vs. Temperature</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dB</td>
</tr>
<tr>
<td>Logarithmic Intercept</td>
<td>Sine amplitude, unadjusted(^2)</td>
<td></td>
<td></td>
<td></td>
<td>μV</td>
</tr>
<tr>
<td>vs. Temperature</td>
<td></td>
<td></td>
<td>20</td>
<td>23</td>
<td>dB</td>
</tr>
<tr>
<td>Input Noise Spectral Density</td>
<td>Inputs shorted</td>
<td></td>
<td></td>
<td></td>
<td>nV/√Hz</td>
</tr>
<tr>
<td>Operating Noise Floor</td>
<td>( R_{\text{SOURCE}} = 50 \text{ Ω}/2 )</td>
<td></td>
<td></td>
<td></td>
<td>dBm</td>
</tr>
<tr>
<td>Output Resistance</td>
<td>Pin 4 to ground</td>
<td>10</td>
<td>12.5</td>
<td>15</td>
<td>kΩ</td>
</tr>
<tr>
<td>Internal Load Capacitance</td>
<td></td>
<td></td>
<td>10</td>
<td>15</td>
<td>pF</td>
</tr>
<tr>
<td>Response Time</td>
<td>Small signal, 10% to 90%, 0 mV to 100 mV, ( C_L = 2 \text{ pF} )</td>
<td></td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td></td>
<td>Large signal, 10% to 90%, 0 V to 2.4 V, ( C_L = 2 \text{ pF} )</td>
<td></td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>Upper Usable Frequency</td>
<td></td>
<td></td>
<td>500</td>
<td></td>
<td>MHz</td>
</tr>
<tr>
<td>Lower Usable Frequency</td>
<td>AC-coupled input</td>
<td></td>
<td></td>
<td></td>
<td>Hz</td>
</tr>
<tr>
<td><strong>AMPLIFIER CELL CHARACTERISTICS</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Cell Bandwidth</td>
<td>( -3 \text{ dB} )</td>
<td></td>
<td></td>
<td></td>
<td>MHz</td>
</tr>
<tr>
<td>Cell Gain</td>
<td></td>
<td></td>
<td>14.3</td>
<td></td>
<td>dB</td>
</tr>
<tr>
<td><strong>INPUT CHARACTERISTICS</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DC Common-Mode Voltage</td>
<td>AC-coupled input</td>
<td></td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>Common-Mode Range</td>
<td>Either input (small signal)</td>
<td></td>
<td>-0.3</td>
<td>+1.6 ( V_S - 1 )</td>
<td>V</td>
</tr>
<tr>
<td>DC Input Offset Voltage(^3)</td>
<td>( R_{\text{SOURCE}} \leq 50 \text{ Ω} )</td>
<td></td>
<td></td>
<td></td>
<td>μV</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>μV/°C</td>
</tr>
<tr>
<td>Incremental Input Resistance</td>
<td>Differential</td>
<td></td>
<td>0.8</td>
<td></td>
<td>kΩ</td>
</tr>
<tr>
<td>Input Capacitance</td>
<td>Either pin to ground</td>
<td></td>
<td></td>
<td></td>
<td>pF</td>
</tr>
<tr>
<td>Bias Current</td>
<td>Either input</td>
<td></td>
<td>1.4</td>
<td></td>
<td>μA</td>
</tr>
<tr>
<td><strong>POWER INTERFACES</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Supply Voltage</td>
<td>( V_{\text{ENB}} \geq 2 \text{ V} )</td>
<td></td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>Supply Current</td>
<td>( V_{\text{ENB}} \leq 1 \text{ V} )</td>
<td></td>
<td>150</td>
<td>750</td>
<td>mA</td>
</tr>
</tbody>
</table>

\(^1\) This can be adjusted downward by adding a shunt resistor from the output to ground. A 50 kΩ resistor reduces the nominal slope to 20 mV/dB.

\(^2\) This can be adjusted in either direction by a voltage applied to Pin 5, with a scale factor of 8 dB/V.

\(^3\) Normally nulled automatically by internal offset correction loop and can be manually nulled by a voltage applied between Pin 3 and ground; see the Applications Information section.
### ABSOLUTE MAXIMUM RATINGS

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Ratings</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply</td>
<td>7.5 V</td>
</tr>
<tr>
<td>Input Voltage (Pin 1 and Pin 8)</td>
<td>V_{SUPPLY}</td>
</tr>
<tr>
<td>Storage Temperature Range (N, R)</td>
<td>−65°C to +125°C</td>
</tr>
<tr>
<td>Ambient Temperature Range, Rated</td>
<td>−40°C to +85°C</td>
</tr>
<tr>
<td>Performance Industrial, AD8307AN, AD8307AR</td>
<td></td>
</tr>
<tr>
<td>Lead Temperature Range (Soldering, 10 sec)</td>
<td>300°C</td>
</tr>
</tbody>
</table>

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

**ESD CAUTION**

**ESD (electrostatic discharge) sensitive device.** Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Table 4. Pin Function Descriptions

<table>
<thead>
<tr>
<th>Pin No.</th>
<th>Mnemonic</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>INM</td>
<td>Signal Input Minus Polarity. Normally at VPOS/2.</td>
</tr>
<tr>
<td>2</td>
<td>COM</td>
<td>Common Pin (Usually Grounded).</td>
</tr>
<tr>
<td>3</td>
<td>OFS</td>
<td>Offset Adjustment. External capacitor connection.</td>
</tr>
<tr>
<td>4</td>
<td>OUT</td>
<td>Logarithmic (RSSI) Output Voltage. R_{OUT} = 12.5 kΩ.</td>
</tr>
<tr>
<td>5</td>
<td>INT</td>
<td>Intercept Adjustment, ±3 dB. (See the Slope and Intercept Adjustments section.)</td>
</tr>
<tr>
<td>6</td>
<td>ENB</td>
<td>CMOS-Compatible Chip Enable. Active when high.</td>
</tr>
<tr>
<td>7</td>
<td>VPS</td>
<td>Positive Supply: 2.7 V to 5.5 V.</td>
</tr>
<tr>
<td>8</td>
<td>INP</td>
<td>Signal Input Plus Polarity. Normally at VPOS/2. Due to the symmetrical nature of the response, there is no special significance to the sign of the two input pins. DC resistance from INP to INM = 1.1 kΩ.</td>
</tr>
</tbody>
</table>
TYPICAL PERFORMANCE CHARACTERISTICS

Figure 3. Supply Current vs. VENB (5 V)

Figure 4. Supply Current vs. VENB (3 V)

Figure 5. Log Conformance vs. Input Level (dBm), 100 MHz and 300 MHz

Figure 6. Log Conformance vs. Input Level (dBm) at −40°C, +25°C, and +85°C

Figure 7. VOUT vs. Input Level (dBm) at Various Frequencies

Figure 8. Log Conformance vs. CFO Values at 1 kHz Input Frequency
Figure 9. $V_{OUT}$ vs. Input Level at 5 V Supply; Showing Intercept Adjustment

Figure 10. $V_{OUT}$ vs. Input Level at 3 V Supply Using AD820 as Buffer, Gain = +2; Showing Intercept Adjustment

Figure 11. $V_{OUT}$ vs. Input Level at Three Temperatures (-40°C, +25°C, +85°C)

Figure 12. Log Conformance vs. Input Level at 100 MHz Showing Response to Alternative Inputs

Figure 13. Log Conformance vs. Input Level at 100 MHz and 500 MHz; Input Driven Differentially Using Transformer

Figure 14. Log Conformance vs. Input Level at 3 V Supply Using AD820 as Buffer, Gain = +2
Figure 15. Power-Up Response Time

Figure 16. Power-Down Response Time

Figure 17. Test Setup for Power-Up/Power-Down Response Time

Figure 18. V_out Rise Time

Figure 19. Large Signal Response Time

Figure 20. Test Setup for V_out Pulse Response
LOG AMP THEORY

Logarithmic amplifiers perform a more complex operation than that of classical linear amplifiers, and their circuitry is significantly different. A good grasp of what log amps do and how they work can prevent many pitfalls in their application. The essential purpose of a log amp is not to amplify, though amplification is utilized to achieve the function. Rather, it is to compress a signal of wide dynamic range to its decibel equivalent. It is thus a measurement device. A better term may be logarithmic converter, because its basic function is the conversion of a signal from one domain of representation to another via a precise nonlinear transformation. Logarithmic compression leads to situations that can be confusing or paradoxical. For example, a voltage offset added to the output of a log amp is equivalent to a gain increase ahead of its input. In the usual case where all the variables are voltages, and regardless of the particular structure, the relationship between the variables can be expressed as

\[ V_{\text{OUT}} = V_Y \log \left( \frac{V_{\text{IN}}}{V_X} \right) \]  \hspace{1cm} (1)

where:
- \( V_{\text{OUT}} \) is the output voltage.
- \( V_Y \) is the slope voltage; the logarithm is usually taken to base 10 (in which case \( V_Y \) is also the volts per decade).
- \( V_{\text{IN}} \) is the input voltage.
- \( V_X \) is the intercept voltage.

All log amps implicitly require two references, in this example, \( V_X \) and \( V_Y \), which determine the scaling of the circuit. The absolute accuracy of a log amp cannot be any better than the accuracy of its scaling references. Equation 1 is mathematically incomplete in representing the behavior of a demodulating log amp, such as the AD8307, where \( V_{\text{IN}} \) has an alternating sign. However, the basic principles are unaffected, and this can be safely used as the starting point in the analyses of log amp scaling.

Figure 21 shows the input/output relationship of an ideal log amp, conforming to Equation 1. The horizontal scale is logarithmic and spans a wide dynamic range, shown in Figure 21 as over 120 dB, or six decades. The output passes through zero (the log intercept) at the unique value \( V_{\text{IN}} = V_X \) and ideally becomes negative for inputs below the intercept. In the ideal case, the straight line describing \( V_{\text{OUT}} \) for all values of \( V_{\text{IN}} \) continues indefinitely in both directions. The dotted line shows that the effect of adding an offset voltage, \( V_{\text{SHIFT}} \), to the output is to lower the effective intercept voltage, \( V_X \). Exactly the same alteration can be achieved by raising the gain (or signal level) ahead of the log amp by the factor, \( V_{\text{SHIFT}}/V_Y \). For example, if \( V_Y \) is 500 mV per decade (25 mV/dB), an offset of 150 mV added to the output appears to lower the intercept by two-tenths of a decade, or 6 dB. Adding an offset to the output is thus indistinguishable from applying an input level that is 6 dB higher.

The log amp function described by Equation 1 differs from that of a linear amplifier in that the incremental gain \( \delta V_{\text{OUT}}/\delta V_{\text{IN}} \) is a very strong function of the instantaneous value of \( V_{\text{IN}} \), as is apparent by calculating the derivative. For the case where the logarithmic base is \( \delta \),

\[ \frac{\delta V_{\text{OUT}}}{\delta V_{\text{IN}}} = \frac{V_Y}{V_X} \]  \hspace{1cm} (2)

That is, the incremental gain is inversely proportional to the instantaneous value of the input voltage. This remains true for any logarithmic base, which is chosen as 10 for all decibel related purposes. It follows that a perfect log amp is required to have infinite gain under classical small signal (zero amplitude) conditions. Less ideally, this result indicates that whatever means are used to implement a log amp, accurate response under small signal conditions (that is, at the lower end of the dynamic range) demands the provision of a very high gain bandwidth product. A further consequence of this high gain is that in the absence of an input signal, even very small amounts of thermal noise at the input of a log amp cause a finite output for zero input. This results in the response line curving away from the ideal shown in Figure 21 toward a finite baseline, which can be either above or below the intercept. Note that the value given for this intercept can be an extrapolated value, in which case the output cannot cross zero, or even reach it, as is the case for the AD8307.

While Equation 1 is fundamentally correct, a simpler formula is appropriate for specifying the calibration attributes of a log amp like the AD8307, which demodulates a sine wave input.

\[ V_{\text{OUT}} = V_{\text{SLOPE}} (P_{\text{IN}} - P_0) \]  \hspace{1cm} (3)

where:
- \( V_{\text{OUT}} \) is the demodulated and filtered baseband (video or RSSI) output.
- \( V_{\text{SLOPE}} \) is the logarithmic slope, now expressed in V/dB (typically between 15 mV/dB and 30 mV/dB).
- \( P_{\text{IN}} \) is the input power, expressed in decibels relative to some reference power level.
- \( P_0 \) is the logarithmic intercept, expressed in decibels relative to the same reference level.
The most widely used reference in RF systems is decibels above 1 mW in 50 Ω, written dBm. Note that the quantity (PIN – P0) is just dB. The logarithmic function disappears from the formula because the conversion has already been implicitly performed in stating the input in decibels. This is strictly a concession to popular convention; log amps manifestly do not respond to power (tactily, power absorbed at the input), but rather to input voltage. The use of dBV (decibels with respect to 1 V rms) is more precise, though still incomplete, because waveform is involved as well. Because most users think about and specify RF signals in terms of power, more specifically, in dBm re: 50 Ω, this convention is used in specifying the performance of the AD8307.

**PROGRESSIVE COMPRESSION**

Most high speed, high dynamic range log amps use a cascade of nonlinear amplifier cells (see Figure 22) to generate the logarithmic function from a series of contiguous segments, a type of piecewise linear technique. This basic topology immediately opens up the possibility of enormous gain bandwidth products. For example, the AD8307 employs six cells in its main signal path, each having a small signal gain of 14.3 dB (×5.2) and a −3 dB bandwidth of about 900 MHz. The overall gain is about 20,000 (86 dB) and the overall bandwidth is some 500 MHz, resulting in the incredible gain bandwidth product (GBW) of 10,000 GHz, about a million times that of a typical op amp. This very high GBW is an essential prerequisite for accurate operation under small signal conditions and at high frequencies. In Equation 2, however, the incremental gain decreases rapidly as VIN increases. The AD8307 continues to exhibit an essentially logarithmic response down to inputs as small as 50 μV at 500 MHz.

To develop the theory, first consider a scheme slightly different from that employed in the AD8307, but simpler to explain and mathematically more straightforward to analyze. This approach is based on a nonlinear amplifier unit, called an A/1 cell, with the transfer characteristic shown in Figure 23.

The local small signal gain \( \delta V_{\text{OUT}}/\delta V_{\text{IN}} \) is A, maintained for all inputs up to the knee voltage \( E_K \), above which the incremental gain drops to unity. The function is symmetrical: the same drop in gain occurs for instantaneous values of \( V_{\text{IN}} \) less than \( -E_K \). The large signal gain has a value of A for inputs in the range \( -E_K \leq V_{\text{IN}} \leq +E_K \), but falls asymptotically toward unity for very large inputs. In logarithmic amplifiers based on this amplifier function, both the slope voltage and the intercept voltage must be traceable to the one reference voltage, \( E_K \). Therefore, in this fundamental analysis, the calibration accuracy of the log amp is dependent solely on this voltage. In practice, it is possible to separate the basic references used to determine \( V_Y \) and \( V_X \) and, in the case of the AD8307, \( V_Y \) is traceable to an on-chip band gap reference, whereas \( V_X \) is derived from the thermal voltage \( kT/q \) and is later temperature corrected.

Let the input of an N-cell cascade be \( V_{\text{IN}} \), and the final output be \( V_{\text{OUT}} \). For small signals, the overall gain is simply \( A^N \). A six-stage system in which \( A = 5 \) (14 dB) has an overall gain of 15,625 (84 dB). The importance of a very high small signal gain in implementing the logarithmic function has been noted; however, this parameter is only of incidental interest in the design of log amps.

From this point forward, rather than considering gain, analyze the overall nonlinear behavior of the cascade in response to a simple dc input, corresponding to the \( V_{\text{IN}} \) of Equation 1. For very small inputs, the output from the first cell is \( V_1 = AV_{\text{IN}} \). The output from the second cell is \( V_2 = A^2 V_{\text{IN}} \), and so on, up to \( V_N = A^N V_{\text{IN}} \). At a certain value of \( V_{\text{IN}} \), the input to the Nth cell, \( V_{N-1} \), is exactly equal to the knee voltage \( E_K \). Thus, \( V_{\text{OUT}} = AE_K \) and because there are \( N-1 \) cells of Gain A ahead of this node, calculate \( V_{\text{IN}} = E_K/A^{N-1} \). This unique situation corresponds to the lin-log transition (labeled 1 in Figure 24). Below this input, the cascade of gain cells acts as a simple linear amplifier, whereas for higher values of \( V_{\text{IN}} \), it enters into a series of segments that lie on a logarithmic approximation (dotted line).

Continuing this analysis, the next transition occurs when the input to the \( N-1 \) stage just reaches \( E_K \), that is, when \( V_{\text{IN}} = E_K/A^{N-2} \). The output of this stage is then exactly \( AE_K \), and it is easily demonstrated (from the function shown in Figure 23) that the output of the final stage is \( (2A-1)E_K \) (labeled 2 in Figure 24). Thus, the output has changed by an amount \( (A-1)E_K \) for a change in \( V_{\text{IN}} \) from \( E_K/A^{N-1} \) to \( E_K/A^{N-2} \), that is, a ratio change of A. At the next critical point (labeled 3 in Figure 24), the input is
again A times larger and $V_{\text{OUT}}$ has increased to $(3A - 2)E_k$, that is, by another linear increment of $(A - 1)E_k$.

Further analysis shows that right up to the point where the input to the first cell is above the knee voltage, $V_{\text{OUT}}$ changes by $(A - 1)E_k$ for a ratio change of $A$ in $V_{\text{IN}}$. This can be expressed as a certain fraction of a decade, which is simply $\log_{10}(A)$. For example, when $A = 5$, a transition in the piecewise linear output function occurs at regular intervals of 0.7 decade ($\log_{10}(5)$, or 14 dB divided by 20 dB). This insight immediately allows the user to write the volts per decade scaling parameter, which is also the scaling voltage, $V_Y$, when using base 10 logarithms, as

$$V_Y = \frac{\text{Linear Change in } V_{\text{OUT}}}{\text{Decades Change in } V_{\text{IN}}} = \frac{(A - 1)E_k}{\log_{10}(A)}$$

(4)

Note that only two design parameters are involved in determining $V_Y$, namely, the cell gain $A$ and the knee voltage, $E_k$, while $N$, the number of stages, is unimportant in setting the slope of the overall function. For $A = 5$ and $E_k = 100 \text{ mV}$, the slope would be a rather awkward 572.3 mV per decade (28.6 mV/dB). A well designed log amp has rational scaling parameters.

The intercept voltage can be determined by using two pairs of transition points on the output function (consider Figure 24). The result is

$$V_X = \frac{E_k}{A^{(N+1)(A-1)}}$$

(5)

For the case under consideration, using $N = 6$, calculate $V_Z = 4.28 \mu\text{V}$. However, be careful about the interpretation of this parameter, because it was earlier defined as the input voltage at which the output passes through zero (see Figure 21). Clearly, in the absence of noise and offsets, the output of the amplifier chain shown in Figure 23 can be zero when, and only when, $V_{\text{IN}} = 0$. This anomaly is due to the finite gain of the cascaded amplifier, which results in a failure to maintain the logarithmic approximation below the lin-log transition (labeled 1 in Figure 24). Closer analysis shows that the voltage given by Equation 5 represents the extrapolated, rather than actual, intercept.

### DEMODULATING LOG AMPS

Log amps based on a cascade of A/1 cells are useful in baseband applications because they do not demodulate their input signal. However, baseband and demodulating log amps alike can be made using a different type of amplifier stage, called an A/0 cell. Its function differs from that of the A/1 cell in that the gain above the knee voltage $E_k$ falls to zero, as shown by the solid line in Figure 25. This is also known as the limiter function, and a chain of $N$ such cells are often used to generate hard-limited output in recovering the signal in FM and PM modes.

The AD640, AD606, AD608, AD8307, and various other Analog Devices, Inc., communications products incorporating a logarithmic intermediate frequency (IF) amplifier all use this technique. It becomes apparent that the output of the last stage can no longer provide the logarithmic output because this remains unchanged for all inputs above the limiting threshold, which occurs at $V_{\text{IN}} = E_k/A^{N-1}$. Instead, the logarithmic output is now generated by summing the outputs of all the stages. The full analysis for this type of log amp is only slightly more complicated than that of the previous case. It is readily shown that, for practical purposes, the intercept voltage, $V_{X_0}$, is identical to that given in Equation 5, while the slope voltage is

$$V_Y = \frac{A E_k}{\log_{10}(A)}$$

(6)

Preference for the A/0 style of log amp over one using A/1 cells stems from several considerations. The first is that an A/0 cell can be very simple. In the AD8307, it is based on a bipolar transistor differential pair, having resistive loads, $R_i$, and an emitter current source, $I_e$. This exhibits an equivalent knee voltage of $E_k = 2kT/q$ and a small signal gain of $A = I_eR_i/E_k$. The large signal transfer function is the hyperbolic tangent (see the dashed line in Figure 25). This function is very precise, and the deviation from an ideal A/0 form is not detrimental. In fact, the rounded shoulders of the tanh function result in a lower ripple in the logarithmic conformance than that obtained using an ideal A/0 function.

An amplifier composed of these cells is entirely differential in structure and can thus be rendered very insensitive to disturbances on the supply lines and, with careful design, to temperature variations. The output of each gain cell has an associated transconductance ($g_m$) cell that converts the differential output voltage of the cell to a pair of differential currents, which are summed simply by connecting the outputs of all the $g_m$ (detector) stages in parallel. The total current is then converted back to a voltage by a transresistance stage to generate the logarithmic output. This scheme is depicted in single-sided form in Figure 26.
The left-right motion of \( V_X \) resulting from the temperature change in the position of the intercept, it is possible to cancel the output produces an effect that is indistinguishable from a PTAT (see Equation 5). Recalling that the addition of an offset to the intrinsic intercept voltage is still proportional to \( E_K \), which is that predicted by the simpler analyses given earlier. However, the basic value of the intercept level departs considerably from a demodulating log amp. Using the scheme shown in Figure 26, these detectors can be modeled as essentially linear \( g_m \) cells, but practice followed in all subsequent Analog Devices types. Commercial monolithic log amp to use a full-wave rectifier, a postdetection filtering difficult. The AD640 was the first compression technique used half-wave rectifiers. This made the current output from each detector is almost constant over each period of the input. Some earlier detector stages produce a waveform having only very brief dropouts, whereas the detectors nearest the input produce a low level, almost sinusoidal waveform at twice the input frequency. These aspects of the detector system result in a signal that is easily filtered, resulting in low residual ripple on the output.

**OFFSET CONTROL**

In a monolithic log amp, direct coupling between the stages is used for several reasons. First, this avoids the use of coupling capacitors, which typically have a chip area equal to that of a basic gain cell, thus considerably increasing die size. Second, the capacitor values predetermine the lowest frequency at which the log amp can operate; for moderate values, this can be as high as 30 MHz, limiting the application range. Third, the parasitic (backplate) capacitance lowers the bandwidth of the cell, further limiting the applications.

However, the very high dc gain of a direct-coupled amplifier raises a practical issue. An offset voltage in the early stages of the chain is indistinguishable from a real signal. For example, if it were as high as 400 \( \mu V \), it would be 18 dB larger than the smallest ac signal (50 \( \mu V \)), potentially reducing the dynamic range by this amount. This problem is averted by using a global feedback path from the last stage to the first, which corrects this offset in a similar fashion to the dc negative feedback applied around op amp. The high frequency components of the signal must be removed to prevent a reduction of the HF gain in the forward path.
In the AD8307, this is achieved by an on-chip filter, providing sufficient suppression of HF feedback to allow operation above 1 MHz. To extend the range below this frequency, an external capacitor can be added. This permits the high-pass corner to be lowered to audio frequencies using a capacitor of modest value. Note that this capacitor has no effect on the minimum signal frequency for input levels above the offset voltage; this extends down to dc (for a signal applied directly to the input pins). The offset voltage varies from part to part; some exhibit essentially stable offsets of under 100 μV without the benefit of an offset adjustment.

**EXTENSION OF RANGE**

The theoretical dynamic range for the basic log amp shown in Figure 26 is $A^N$. For $A = 5.2$ (14.3 dB) and $N = 6$, it is 20,000 or 86 dB. The actual lower end of the dynamic range is largely determined by the thermal noise floor, measured at the input of the chain of amplifiers. The upper end of the range is extended upward by the addition of top-end detectors. The input signal is applied to a tapped attenuator, and progressively smaller signals are applied to three passive rectifying gm cells whose outputs are summed with those of the main detectors. With care in design, the extension to the dynamic range can be seamless over the full frequency range. For the AD8307, it amounts to a further 27 dB. Therefore, the total dynamic range is theoretically 113 dB. The specified range of 90 dB (−74 dBm to +16 dBm) is for high accuracy and calibrated operation, and includes the low end degradation due to thermal noise and the top end reduction due to voltage limitations. The additional stages are not redundant, but are needed to maintain accurate logarithmic conformance over the central region of the dynamic range, and in extending the usable range considerably beyond the specified range. In applications where log conformance is less demanding, the AD8307 can provide over 95 dB of range.
AD8307 Data Sheet

INTERFACES

The AD8307 comprises six main amplifier/limiter stages, each having a gain of 14.3 dB and small signal bandwidth of 900 MHz; the overall gain is 86 dB with a 3 dB bandwidth of 500 MHz. These six cells and their associated gm, styled full-wave detectors handle the lower two-thirds of the dynamic range. Three top-end detectors, placed at 14.3 dB taps on a passive attenuator, handle the upper third of the 90 dB range. Biasing for these cells is provided by two references: one determines their gain and the other is a band gap circuit that determines the logarithmic slope and stabilizes it against supply and temperature variations. The AD8307 can be enabled or disabled by a CMOS-compatible level at ENB (Pin 6). The first amplifier stage provides a low voltage noise spectral density (1.5 nV/√Hz).

The differential current-mode outputs of the nine detectors are summed and then converted to single-sided form in the output stage, nominally scaled 2 μA/dB. The logarithmic output voltage is developed by applying this current to an on-chip 12.5 kΩ resistor, resulting in a logarithmic slope of 25 mV/dB (that is, 500 mV/decade) at the OUT pin. This voltage is not buffered, allowing the use of a variety of special output interfaces, including the addition of postdemodulation filtering. The last detector stage includes a modification to temperature stabilize the log intercept, which is accurately positioned to make optimal use of the full output voltage range available. The intercept can be adjusted using the INT pin, which adds or subtracts a small current to the signal current.

The last gain stage also includes an offset sensing cell. This generates a bipolarity output current when the main signal path has an imbalance due to accumulated dc offsets. This current is integrated by an on-chip 12.5 kΩ capacitor, resulting in a logarithmic slope of 25 mV/dB at the OUT pin. This voltage is not buffered, allowing the use of a variety of special output interfaces, including the addition of post demodulation filtering. The last detector stage includes a modification to temperature stabilize the log intercept, which is accurately positioned to make optimal use of the full output voltage range available. The intercept can be adjusted using the INT pin, which adds or subtracts a small current to the signal current.

Figure 27. Main Features of the AD8307

The input or the settling of the offset control loop.

The ENABLE INTERFACE

The chip enable interface is shown in Figure 28. The currents in the diode-connected transistors control the turn-on and turn-off states of the band gap reference and the bias generator, and are a maximum of 100 μA when Pin 6 is taken to 5 V, under worst-case conditions. Left unconnected, or at a voltage below 1 V, the AD8307 is disabled and consumes a sleep current of under 50 μA; tied to the supply, or at a voltage above 2 V, it is fully enabled. The internal bias circuitry is very fast, typically <100 ns for either off or on. In practice, the latency period before the log amp exhibits its full dynamic range is more likely to be limited by factors relating to the use of ac coupling at the input or the settling of the offset control loop.

Figure 28. Enable Interface

The last gain stage also includes an offset sensing cell. This generates a bipolarity output current when the main signal path has an imbalance due to accumulated dc offsets. This current is integrated by an on-chip capacitor, which can be increased in value by an off-chip component at OFS. The resulting voltage is used to null the offset at the output of the first stage. Because it does not involve the signal input connections, whose ac-coupling capacitors otherwise introduce a second pole in the feedback path, the stability of the offset correction loop is assured.

The AD8307 is built on an advanced, dielectrically isolated, complementary bipolar process. Most resistors are thin film types having a low temperature coefficient of resistance (TCR) and high linearity under large signal conditions. Their absolute tolerance is typically within ±20%. Similarly, the capacitors have a typical tolerance of ±15% and essentially zero temperature or voltage sensitivity. Most interfaces have additional small junction capacitances associated with them due to active devices or ESD protection; these can be neither accurate nor stable. Component numbering in each of these interface diagrams is local.

Figure 29 shows the essentials of the signal input interface. \( C_p \) and \( C_m \) are the parasitic capacitances to ground; \( C_o \) is the differential input capacitance, mostly due to Q1 and Q2. In most applications, both input pins are ac-coupled. The switches close when ENB is asserted. When disabled, the inputs float, bias current \( I_e \) is shut off, and the coupling capacitors remain charged. If the log amp is disabled for long periods, small leakage currents discharge these capacitors. If they are poorly matched, charging currents at power-up can generate a transient input.
voltage that can block the lower reaches of the dynamic range until it has become much less than the signal.

In most applications, the signal is single sided and can be applied to either Pin 1 or Pin 8, with the other pin ac-coupled to ground. Under these conditions, the largest input signal that can be handled by the AD8307 is 10 dBm (sine amplitude of ±1 V) when operating from a 3 V supply; 16 dBm can be handled using a 5 V supply. The full 16 dBm can be achieved for supplies down to 2.7 V, using a fully balanced drive. For frequencies above about 10 MHz, this is most easily achieved using a matching network. Using such a network, having an inductor at the input, the input transient is eliminated. Occasionally, it is desirable to use the dc-coupled potential of the AD8307. The main challenge is to present signals to the log amp at the elevated common-mode input level, requiring the use of low noise, low offset buffer amplifiers. Using dual supplies of ±3 V, the input pins can operate at ground potential.

OFFSET INTERFACE

The input-referred dc offsets in the signal path are nulled via the interface associated with Pin 3, shown in Figure 30. Q1 and Q2 are the first stage input transistors, with their corresponding load resistors (125 Ω). Q3 and Q4 generate small currents, which can introduce a dc offset into the signal path. When the voltage on OFS is at about 1.5 V, these currents are equal and nominally 64 μA. When OFS is taken to ground, Q4 is off and the effect of the current in Q3 is to generate an offset voltage of 64 μV × 125 Ω = 8 mV. Because the first stage gain is ×5, this is equivalent to an input offset (INP to INM) of 1.6 mV. When OFS is taken to its most positive value, the input-referred offset is reversed to −1.6 mV. If true dc coupling is needed, down to very small inputs, this automatic loop must be disabled and the residual offset eliminated using a manual adjustment.

In normal operation, however, using an ac-coupled input signal, the OFS pin should be left open. Any residual input offset voltage is then automatically nulled by the action of the feedback loop. The gm cell, which is gated off when the chip is disabled, converts any output offset (sensed at a point near the end of the cascade of amplifiers) to a current. This is integrated by the on-chip capacitor, CHP, and any added external capacitance, CCOFS, to generate an error voltage, which is applied back to the input stage in the polarity needed to null the output offset. From a small signal perspective, this feedback alters the response of the amplifier, which, rather than behaving as a fully dc-coupled system, now exhibits a zero in its ac transfer function, resulting in a closed-loop high-pass corner at about 1.5 MHz.

The offset feedback is limited to a range of ±1.6 mV; signals larger than this override the offset control loop, which only affects performance for very small inputs. An external capacitor reduces the high-pass corner to arbitrarily low frequencies; using 1 μF, this corner is below 10 Hz. All Analog Devices log amps use an offset nulling loop; the AD8307 differs in using this single-sided form.

OUTPUT INTERFACE

The outputs from the nine detectors are differential currents, having an average value that is dependent on the signal input level, plus a fluctuation at twice the input frequency. The currents are summed at the LGP node and the LGM node in Figure 31. Further currents are added at these nodes, to position the intercept, by slightly raising the output for zero input, and to provide temperature compensation. Because the AD8307 is not laser trimmed, there is a small uncertainty in both the log slope and the log intercept. These scaling parameters can be adjusted.

For zero signal conditions, all the detector output currents are equal. For a finite input of either polarity, their difference is converted by the output interface to a single-sided unipolar current nominally scaled 2 μA/db (40 μA/decade) at the OUT pin. An on-chip 12.5 kΩ resistor, R1, converts this current to a voltage of 25 mV/db. C1 and C2 are effectively in shunt with R1 and form a low-pass filter pole with a corner frequency of about 5 MHz. The pulse response settles to within 1% of the final value within 300 ns. This integral low-pass filter provides adequate smoothing in many IF applications. At 10.7 MHz, the 2f ripple is 12.5 mV in amplitude, equivalent to ±0.5 dB, and only 0.5 mV (±0.02 dB) at f = 50 MHz. A filter capacitor, CREF, added from the OUT pin to ground lowers this corner frequency. Using 1 μF, the ripple is maintained to less than ±0.5 dB down to input frequencies of 100 Hz. Note that CREF should also be increased in low frequency applications, and is typically made equal to CREF.
It can be desirable to increase the speed of the output response, with the penalty of increased ripple. One way to do this is by connecting a shunt load resistor from the OUT pin to ground, which raises the low-pass corner frequency. This also alters the logarithmic slope, for example, to 7.5 mV/dB using a 5.36 kΩ resistor, while reducing the 10% to 90% rise time to 25 ns. The ripple amplitude for the 50 MHz input remains at 0.5 mV, but this is now equivalent to ±0.07 dB. If a negative supply is available, the output pin can be connected directly to the summing node of an external op amp connected as an inverting mode transresistance stage.

Note that while the AD8307 can operate down to supply voltages of 2.7 V, the output voltage limit is reduced when the supply drops below 4 V. This characteristic is the result of necessary headroom requirements, approximately two VBE drops, in the design of the output stage.
THEORY OF OPERATION

The AD8307 has very high gain and a bandwidth from dc to over 1 GHz, at which frequency the gain of the main path is still over 60 dB. Consequently, it is susceptible to all signals within this very broad frequency range that find their way to the input terminals. It is important to remember that these are indistinguishable from the wanted signal, and has the effect of raising the apparent noise floor (that is, lowering the useful dynamic range). For example, while the signal of interest can be an IF of 50 MHz, any of the following could easily be larger than the IF signal at the lower extremities of its dynamic range: 60 Hz hum (picked up due to poor grounding techniques), spurious coupling (from a digital clock source on the same PC board), and local radio stations, for example.

Careful shielding is essential. A ground plane should be used to provide a low impedance connection to the common pin, COM, for the decoupling capacitors used at VPS, and as the output ground. It is inadvisable to assume that the ground plane is equipotential. Neither of the inputs should be ac-coupled directly to the ground plane, but should be kept separate from it, being returned instead to the low associated with the source. This can mean isolating the low side of an input connector with a small resistance to the ground plane.

BASIC CONNECTIONS

Figure 32 shows the simple connections suitable for many applications. The inputs are ac coupled by \( C_1 \) and \( C_2 \), which should have the same value, for example, \( C_c \). The coupling time constant is \( R_{IN} C_c / 2 \), thus forming a high-pass corner with a 3 dB attenuation at \( f_{HP} = 1/(pR_{IN}C_c) \). In high frequency applications, \( f_{HP} \) should be as large as possible to minimize the coupling of unwanted low frequency signals. Conversely, in low frequency applications, a simple RC network forming a low-pass filter should be added at the input for the same reason. For the case where the generator is not terminated, the signal range should be expressed in terms of the voltage response and should extend from \(-85 \text{ dBV} \) to \(+6 \text{ dBV} \).

Where it is necessary to terminate the source at a low impedance, the resistor \( R_T \) should be added, with allowance for the shunting effect of the basic 1.1 kΩ input resistance (\( R_{IN} \)) of the AD8307. For example, to terminate a 50 Ω source, a 52.3 Ω 1% tolerance resistor should be used. This can be placed on the input side or the log amp side of the coupling capacitors; in the former case, smaller capacitors can be used for a given frequency range; in the latter case, the effective \( R_{IN} \) is lowered directly at the log amp inputs.

Figure 33 shows the output vs. the input level, in dBm, when driven from a terminated 50 Ω generator, for sine inputs at 10 MHz, 100 MHz, and 500 MHz; Figure 34 shows the typical logarithmic conformance under the same conditions. Note that 10 dBm corresponds to a sine amplitude of 1 V, equivalent to an rms power of 10 mW in a 50 Ω termination. However, if the termination resistor is omitted, the input power is negligible. The use of dBm to define input level therefore needs to be considered carefully in connection with the AD8307.
INPUT MATCHING

Where higher sensitivity is required, an input matching network is valuable. Using a transformer to achieve the impedance transformation also eliminates the need for coupling capacitors, which lowers the offset voltage generated directly at the input, and balances the drives to the INP pin and the INM pin. The choice of turns ratio depends somewhat on the frequency. At frequencies below 50 MHz, the reactance of the input capacitance is much higher than the real part of the input impedance. In this frequency range, a turns ratio of about 1:4.8 lowers the input impedance to 50 Ω while raising the input voltage, thus lowering the effect of the short-circuit noise voltage by the same factor. There is a small contribution from the input noise current, so the total noise is reduced by a lesser factor. The intercept is also lowered by the turns ratio; for a 50 Ω match, it is reduced by 20 log₁₀ (4.8) or 13.6 dB.

NARROW-BAND MATCHING

Transformer coupling is useful in broadband applications. However, a magnetically coupled transformer may not be convenient in some situations. At high frequencies, it is often preferable to use a narrow-band matching network, as shown in Figure 35.

Using a narrow-band matching network has several advantages. The same voltage gain is achieved, providing increased sensitivity, but a measure of selectivity is also introduced. The component count is low: two capacitors and an inexpensive chip inductor. Further, by making these capacitors unequal, the amplitudes at the INP pin and the INM pin can be equalized when driving from a single-sided source, that is, the network also serves as a balun.

Figure 36 shows the response for a center frequency of 100 MHz. Note the very high attenuation at low frequencies. The high-frequency attenuation is due to the input capacitance of the log amp.

Table 5 provides solutions for a variety of center frequencies (f_c) and matching impedances (Z_{in}) of nominally 50 Ω and 100 Ω. The unequal capacitor values were chosen to provide a well-balanced differential drive and to allow better centering of the frequency response peak when using standard value components, which generally results in a Z_{in} that is not exact. The full AD8307 HF input impedance and the inductor losses are included in the modeling.

<table>
<thead>
<tr>
<th>f_c (MHz)</th>
<th>Z_{in} (Ω)</th>
<th>C1 (pF)</th>
<th>C2 (pF)</th>
<th>L_{in} (nH)</th>
<th>Voltage Gain (dB)</th>
</tr>
</thead>
<tbody>
<tr>
<td>10</td>
<td>45</td>
<td>160</td>
<td>150</td>
<td>3300</td>
<td>13.3</td>
</tr>
<tr>
<td>20</td>
<td>44</td>
<td>82</td>
<td>75</td>
<td>1600</td>
<td>13.4</td>
</tr>
<tr>
<td>50</td>
<td>46</td>
<td>30</td>
<td>27</td>
<td>680</td>
<td>13.4</td>
</tr>
<tr>
<td>100</td>
<td>50</td>
<td>15</td>
<td>13</td>
<td>330</td>
<td>13.4</td>
</tr>
<tr>
<td>150</td>
<td>57</td>
<td>10</td>
<td>8.2</td>
<td>220</td>
<td>13.2</td>
</tr>
<tr>
<td>200</td>
<td>57</td>
<td>7.5</td>
<td>6.8</td>
<td>150</td>
<td>12.8</td>
</tr>
<tr>
<td>250</td>
<td>50</td>
<td>6.2</td>
<td>5.6</td>
<td>100</td>
<td>12.3</td>
</tr>
<tr>
<td>500</td>
<td>54</td>
<td>3.9</td>
<td>3.3</td>
<td>39</td>
<td>10.9</td>
</tr>
<tr>
<td>10</td>
<td>103</td>
<td>100</td>
<td>91</td>
<td>5600</td>
<td>10.4</td>
</tr>
<tr>
<td>20</td>
<td>102</td>
<td>51</td>
<td>43</td>
<td>2700</td>
<td>10.4</td>
</tr>
<tr>
<td>50</td>
<td>99</td>
<td>22</td>
<td>18</td>
<td>1000</td>
<td>10.6</td>
</tr>
<tr>
<td>100</td>
<td>98</td>
<td>11</td>
<td>9.1</td>
<td>430</td>
<td>10.5</td>
</tr>
<tr>
<td>150</td>
<td>101</td>
<td>7.5</td>
<td>6.2</td>
<td>260</td>
<td>10.3</td>
</tr>
<tr>
<td>200</td>
<td>95</td>
<td>5.6</td>
<td>4.7</td>
<td>180</td>
<td>10.3</td>
</tr>
<tr>
<td>250</td>
<td>92</td>
<td>4.3</td>
<td>3.9</td>
<td>130</td>
<td>9.9</td>
</tr>
<tr>
<td>500</td>
<td>114</td>
<td>2.2</td>
<td>2.0</td>
<td>47</td>
<td>6.8</td>
</tr>
</tbody>
</table>
SLOPE AND INTERCEPT ADJUSTMENTS

Where higher calibration accuracy is needed, the adjustments shown in Figure 37 can be used, either singly or in combination. The log slope is lowered to 20 mV/dB by shunting the nominally 12.5 kΩ on-chip load resistor (see Figure 31) with 50 kΩ, adjusted by VR1. The calibration range is ±10% (18 mV/dB to 22 mV/dB), including full allowance for the variability in the value of the internal load. The adjustment can be made by alternately applying two input levels, provided by an accurate signal generator, spaced over the central portion of the log amp’s dynamic range, for example, −60 dBm and 0 dBm. An AM modulated signal at the center of the dynamic range can also be used. For a modulation depth, M, expressed as a fraction, the decibel range between the peaks and troughs over one cycle of the modulation period is given by

\[ \Delta dB = 20 \log_{10} \frac{1 + M}{1 - M} \]

(7)

For example, using an rms signal level of −40 dBm with a 70% modulation depth (M = 0.7), the decibel range is 15 dB, as the signal varies from −47.5 dBm to −32.5 dBm.

The log intercept is adjustable over a ±3 dB range, which is sufficient to absorb the worst-case intercept error in the AD8307, plus some system level errors. For greater range, set Rs to zero. VR2 is adjusted while applying an accurately known CW signal near the lower end of the dynamic range to minimize the effect of any residual uncertainty in the slope. For example, to position the intercept to −80 dBm, a test level of −65 dBm can be applied and VR2 adjusted to produce a dc output of 15 dB above zero at 25 mV/dB, which is 0.3 V.

Figure 37. Slope and Intercept Adjustments
APPLICATIONS INFORMATION

The AD8307 is a highly versatile and easily applied log amp requiring very few external components. Most applications of this device can be accommodated using the simple connections shown in the preceding section.

BUFFERED OUTPUT

The output can be buffered and the slope optionally increased by using an op amp. If the single-supply capability is to be preserved, a suitable component is the AD8031. Like the AD8307, it is capable of operating from a 2.7 V supply and features a rail-to-rail output capability; it is available in a 5-lead version and in dual form as the 8-lead AD8032. Figure 38 shows how the slope can be increased to 50 mV/db (1 V per decade), requiring a 5 V supply (90 dB times 50 mV is a 4.5 V swing). VR1 provides a ±10% slope adjustment; VR2 provides a ±3 dB intercept range. With R2 = 4.99 kΩ, the slope is adjustable to 25 mV/db, allowing the use of a 2.7 V supply. Setting R2 to 80.6 kΩ, it is raised to 100 mV/db, providing direct reading in decibels on a digital multimeter. Because a 90 dB range now corresponds to a 9 V swing, a supply of at least this amount is needed for the op amp.

Figure 38. Log Amp with Buffered Output

C1 is optional; it lowers the corner frequency of the low-pass output filter. A value of 0.1 μF should be used for applications in which the output is measured on a voltmeter or other low speed device. On the other hand, when C1 is omitted, the 10% to 90% response time is under 200 ns and is typically 300 ns to 99% of the final value. To achieve faster response times, it is necessary to lower the load resistance at the output of the AD8307, then restore the scale using a higher gain in the op amp. Using 8.33 kΩ, the basic slope is 10 mV/db; this can be restored to 25 mV/db using a buffer gain of 2.5. The overall 10% to 90% response time is under 100 ns. Figure 39 shows how the output current capability can be augmented to drive a 50 Ω load; R1 optionally provides reverse termination, which halves the slope to 12.5 mV/db.

FOUR-POLE FILTER

In low frequency applications, for example, audio down to 20 Hz, it is useful to employ the buffer amplifier as a multipole low-pass filter to achieve low output ripple while maintaining a rapid response time to changes in signal level.

In Figure 40, the capacitor values are chosen for operation in the audio field, providing a corner frequency of 10 Hz, an attenuation of 80 dB/decade above this frequency, and a 1% settling time of 150 ms (0.1% in 175 ms). The residual ripple is 4 mV (±0.02 dB) when the input to the AD8307 is at 20 Hz. This filter can easily be adapted to other frequencies by proportional scaling of C5 to C7 (for example, for 100 kHz use 100 pF). Placed ahead of a digital multimeter, the convenient slope scaling of 100 mV/db requires only a repositioning of the decimal point to read directly in decibels. The supply voltage for the filter must be large enough to support the dynamic range; a minimum of 9 V is needed for most applications; 12 V is recommended.

Figure 40. Log Amp with Four-Pole Low-Pass Filter

Figure 40 also shows the use of an input attenuator that can optionally be employed to produce a useful wide range ac voltmeter with direct decibel scaling. The basic range of −73 dBm to +17 dBm (that is, 50 μV rms to 1.6 V rms, for sine excitations) is shifted for illustrative purposes to 5 mV to 160 V rms (at which point the power in R1 is 512 mW). Because the basic input resistance of the AD8307 is not precise, VR1 is used to center the signal range at its input, doubling as a ±4 dB intercept adjustment. The low frequency response extends to 15 Hz; a higher corner frequency can be selected as needed by scaling C1 and C2. The shunt capacitor, C3, is used to lower the high frequency bandwidth to about 100 kHz, and thus lower the susceptibility to spurious signals. Other values should be chosen as needed for the coupling and filter capacitors.
1 μW TO 1 kW 50 Ω POWER METER

The front-end adaptation shown in Figure 41 provides the measurement of power being delivered from a transmitter final amplifier to an antenna. The range has been set to cover the power range −30 dBm (7.07 mV rms, or 1 μW) to +60 dBm (223 V rms, or 1 kW). A nominal voltage attenuation ratio of 158:1 (44 dB) is used; thus the intercept is moved from −84 dBm to −40 dBm and the AD8307, scaled 0.25 V/decade of power, now reads 1.5 V for a power level of 100 mW, 2.0 V at 10 W, and 2.5 V at 1 kW. The general expression is

\[ P \text{ (dBm)} = 40 \times (V_{\text{OUT}} - 1) \]

The required attenuation can be implemented using a capacitive divider, providing a very low input capacitance, but it is difficult to ensure accurate values of small capacitors. A better approach is to use a resistive divider, taking the required precautions to minimize spurious coupling into the AD8307 by placing it in a shielded box with the input resistor passing through a hole in this box, as indicated in Figure 41. The coupling capacitors shown in Figure 41 are suitable for f ≥ 10 MHz. A capacitor can be added across the input pins of the AD8307 to reduce the response to spurious HF signals, which, as previously noted, extends to over 1 GHz.

The mismatch caused by the loading of this resistor is trivial; only 0.05% of the power delivered to the load is absorbed by the resistor. If the gain control voltage for the X-AMP is derived from the output of the AD8307, the effect is to raise the gain of this front-end stage when the signal is small and lower it when it is large, but without altering the fundamental logarithmic nature of the response. This gain range is 40 dB, which, combined with the 90 dB range of the AD8307, again corresponds to a 130 dB range.

MEASUREMENT SYSTEM WITH 120 dB DYNAMIC RANGE

The dynamic range of the AD8307 can be extended further from 90 dB to over 120 dB by the addition of an X-AMP® such as the AD603. This type of variable gain amplifier exhibits a very exact exponential gain control characteristic, which is another way of stating that the gain varies by a constant number of decibels for a given change in the control voltage. For the AD603, this scaling factor is 40 dB/V, or 25 mV/dB. It is apparent that this property of a linear-in-dB response is characteristic of log amps; indeed, the AD8307 exhibits the same scaling factor.

The AD603 has a very low input-referred noise: 1.3 nV/√Hz at its 100 Ω input, or 0.9 nV/√Hz when matched to 50 Ω, equivalent to 0.4 μV rms, or −115 dBm, in a 200 kHz bandwidth. It is also capable of handling inputs in excess of 1.4 V rms, or +16 dBm. It is thus able to cope with a dynamic range of over 130 dB in this particular bandwidth.

If the gain control voltage for the X-AMP is derived from the output of the AD8307, the effect is to raise the gain of this front-end stage when the signal is small and lower it when it is large, but without altering the fundamental logarithmic nature of the response. This gain range is 40 dB, which, combined with the 90 dB range of the AD8307, again corresponds to a 130 dB range.

Figure 42 shows how these two parts can work together to provide state-of-the-art IF measurements in applications such as spectrum/network analyzers and other high dynamic range instrumentation. To understand the operation, note first that the AD8307 is used to generate an output of about 0.3 V to 2.3 V. This 2 V span is divided by 2 in R5, R6, and R7 to provide the 1 V span needed by the AD603 to vary its gain by 40 dB. Note that an increase in the positive voltage applied at GNEG (Pin 2 of the AD603) lowers the gain. This feedback network is tapped to provide a convenient 10 mV/dB scaling at the output node, which can be buffered if necessary.

The center of the voltage range fed back to the AD603 is 650 mV, or 24 dB, assuming a 50 MHz bandwidth from the AD603. An RC filter can be used in place of the ceramic filter used in this example.
OPERATION AT LOW FREQUENCIES

The AD8307 provides excellent logarithmic conformance at signal frequencies that can be arbitrarily low, depending only on the values used for the input coupling capacitors. It can also be desirable to add a low-pass input filter to desensitize the log amp to HF signals. Figure 44 shows a simple arrangement, providing coupling with an attenuation of 20 dB; the intercept is shifted up by this attenuation, from −84 dBm to −64 dBm, and the input range is now 0.5 mV to 20 V (sine amplitude).

A high-pass 3 dB corner frequency of nominally 3 Hz is set by the 10 µF coupling capacitors, C1 and C2, which are preferably tantalum electrolytics (note the polarity) and a low-pass 3 dB corner frequency of 200 kHz (set by C3 and the effective resistance at the input of 1 kΩ). The −1% amplitude error points occur at 20 Hz and 30 kHz. These are readily altered to suit other applications by simple scaling. When C3 is zero, the low-pass corner is at 200 MHz. Note that the lower end of the dynamic range is improved by this capacitor, which essentially provides an HF short circuit at the input. This significantly lowers the wideband noise; the noise reduction is about 2 dB compared to when the AD8307 is driven from a 50 Ω source. Ensure that the output is free of postdemodulation ripple by lowering the low-pass filter time constant, which is provided by C5. With the value shown in Figure 44, the output time constant is 125 ms.

See Figure 40 for a more elaborate filter. To improve the law conformance at very low signal levels and at low frequencies, add C4 to the offset compensation loop.
OUTLINE DIMENSIONS

**Figure 45. 8-Lead Plastic Dual In-Line Package [PDIP] (N-8)**

Dimensions shown in inches and (millimeters)

**Figure 46. 8-Lead Standard Small Outline Package [SOIC_N] Narrow Body (R-8)**

Dimensions shown in millimeters and (inches)
## ORDERING GUIDE

<table>
<thead>
<tr>
<th>Model</th>
<th>Temperature Range</th>
<th>Package Description</th>
<th>Package Option</th>
</tr>
</thead>
<tbody>
<tr>
<td>AD8307AN</td>
<td>−40°C to +85°C</td>
<td>8-Lead PDIP</td>
<td>N-8</td>
</tr>
<tr>
<td>AD8307ANZ</td>
<td>−40°C to +85°C</td>
<td>8-Lead PDIP</td>
<td>N-8</td>
</tr>
<tr>
<td>AD8307AR</td>
<td>−40°C to +85°C</td>
<td>8-Lead SOIC_N</td>
<td>R-8</td>
</tr>
<tr>
<td>AD8307AR-REEL</td>
<td>−40°C to +85°C</td>
<td>8-Lead SOIC_N 13&quot; Tape and Reel</td>
<td>R-8</td>
</tr>
<tr>
<td>AD8307AR-REEL7</td>
<td>−40°C to +85°C</td>
<td>8-Lead SOIC_N 7&quot; Tape and Reel</td>
<td>R-8</td>
</tr>
<tr>
<td>AD8307ARZ</td>
<td>−40°C to +85°C</td>
<td>8-Lead SOIC_N</td>
<td>R-8</td>
</tr>
<tr>
<td>AD8307ARZ-REEL</td>
<td>−40°C to +85°C</td>
<td>8-Lead SOIC_N 13&quot; Tape and Reel</td>
<td>R-8</td>
</tr>
<tr>
<td>AD8307ARZ-RL7</td>
<td>−40°C to +85°C</td>
<td>8-Lead SOIC_N 7&quot; Tape and Reel</td>
<td>R-8</td>
</tr>
</tbody>
</table>

1 Z = RoHS Compliant Part.
Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Analog Devices Inc.:  
AD8307ANZ  AD8307ARZ  AD8307AR  AD8307AR-REEL  AD8307AR-REEL7  AD8307ARZ-REEL  AD8307ARZ-RL7